Introduction
It is important to ensure that a digital system operates correctly at a desired speed with a propagation delay along any input-to-output being within a specified limit, especially when the device is a part of a bigger system [ 11. , where a delay is associated with each primitive block of the device as shown in figure 1. This methodology of timing representation is referred to as imbedded timing. In this modeling methodology, there is a close correspondence with the actual system, thus giving a better insight into internal timing problems such as hazards and race conditions. Since the final design goal is the synthesis of the chip being designed and since the current synthesis tools support the RTL descriptions [2,3,4], the imbedded timing method suits the modeling for synthesis process very well.
Problem Definition
The various primitive blocks from the functional block description of the chip are mapped onto processes [5] (figure 2).
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Figure 2. Process Model Graph
The chip under consideration is described by interconnecting these processes by signals that model the wire connections to form a PMG [5,6]. Generics are used to represent the time delays associated with each process. For simulating the chip, it is necessary to provide the actual delay values for these generics. This is the primary obstacle facing the use of imbedded timing in VHDL models. This problem arises because the manufacturer's data sheets provide only the total input-to-output delay values and not the individual delays for the various primitives (generics). Thus, the problem is that of budgeting the input-to-output delay information among the various processes forming the PMG. This is henceforth referred to as the Timing Distribution Problem. This problem is further aggravated by the fact that the data available is found to be inconsistent on many occasions [7] . Also, due to the sheer number of timing constraints provided, it is impossible to determine, readily, the presence of the discrepancies. Since the detection of the conflicts is in itself difficult, the correction is an even more difficult problem. The primary focus of the development of TIMESPEC was to eliminate these problems and facilitate the use of the imbedded timing methodology in order to obtain a complete and accurate description of the device.
Mathematical Model
The timing distribution problem can be viewed as a set of paths where each path provides a sum total of the generic delays associated with the primitive traversed by that path. This can be represented as a set of inequalities, where each process-generic corresponds to a variable and the path (manufacturer specified delay) identifies the variables involved in that particular inequality. It is observed that this timing distribution problem maps very well to a Linear Programing Problem (LPP) [8,9,10]. The only difficulty encountered is the absence of an objective function. To overcome this problem, a dummy objective is used to complete the mapping. Once the timing distribution problem is mapped to a LPP, the Modified Duoplex Method is employed to solve the problem [11, 12] . 
Conflict Removal Routine
In order to explain the development of the algorithm and to account for inconsistent constraint possibility, a contradiction is introduced in the register example considered in the previous section. The new set of constraints are:
The variable, "dummy", is introduced due to the lack of any particular objective. To solve these constraints using the Modified Duoplex method, they must first be converted into the Restricted Normal Form by the introduction of the slack and the auxiliary variables as follows:
It is observed from equation (2) These are the precise steps implemented in the CONFLICT REMOVAL routine indicated in the flowchart for the TIMESPEC algorithm. The corrections that are required to be made to the given set of constraints are made automatically by the above routine or the user can intervene and make the modifications personally.
Since the given set of constraints is usually an underspecified system it can have many solutions and the one obtained may not be the one which is really desired, e.g. in this case the STFtB-DEL and the EN-DEL have been assigned zero delay. This is not desired because it is not possible to implement, at the silicon level, any functionality with zero delay. The only assurance, at the END OF STEP1 in the flowchart, is a solution to a set of constraints which is free of inconsistencies. With this timing, these models can only be tested for those paths that are specified by the manufacturer's data sheets. This is because, the delays associated with the individual primitives are not realistic delays and hence the end-to-end delays for the paths not specified by the manufacturer's data sheets will also be unrealistic. In view of this fact, it is necessary to obtain delay values that are close to the desired primitive block delay values so as to utilize the capabilities of the imbedded timing feature in VHDL models. The technique used to obtain realistic values for the block delays is termed Curve Fitting [8] .
Curve Fitting Routine
To obtain a realistic solution it is necessary to put more bounds on the original set of timing constraints, forcing the variables to assume values close to the desired primitive block delay values. When these new constraints are added, it is important to differentiate them from the original set of constraints, as is explained shortly. The original timing restrictions are called the core constraints and the newly added constraints (bounds) are called the soft constraints.
Before proceeding further two viewpoints are defined for VHDL users based on the application for which the VHDL models are created. Thus a better explanation of the core and soft constraints can be presented. A chip designer uses the VHDL modeling and simulation capabilities for chip-design. Whereas, a chip modeler uses VHDL for modeling a given chip (already designed). The chip designer needs to distribute the end-to-end delays among the primitives which correspond to a cell library in order to assign their corresponding delay values. These values correspond to the soft constraints. Then the timing values obtained for the remaining blocks, which are not available through the cell library, are the timing restrictions within which these remaining functionalities need to be implemented. Additional soft limits (maximum/minimum ranges) can be provided as soft constraints for these non-standard blocks. The silicon level implementation of the various functional blocks in the chip description are not known to the chip modeler. Thus the only way to predict or approximate these values to obtain a better solution than the one obtained at END OF STEP1 in the flowchart is to use, as soft constraints, typical delay values, obtained by surveying various chip specifications and design cell libraries for the considered technology. The assumption made here is that a typical primitive such as a latch, buffer etc. will be implemented using a standard cell and thus the delay values are assumed tu correspond to these standard cell delays.
The soft constraints (desired values) used by the designer or modeler may not necessarily be the exact value that can be assigned to the blocks under the core constraint specifications. Thus the soft constraints are allowed to vary from their assigned values so that the core constraints are not violated. This is the precise reason for this particular nomenclature. By differentiating the two sets of constraints, priority is given to the core constraints and thus any contradictions resulting by solving the formulation using the modified Duoplex method are attributed to the soft constraints only. The soft constraints are then adjusted keeping the core constraints intact. This is the basis for the CURVE FITTING routine used.
Consider the following soft constraints for the register example:
These soft constraints are made flexible by viewing them as follows: (7) (lower can be chosen ( = 8) in order to get a lower limit of zero for ODEL whereas upper can chosen such that the upper limit on EN-DEL is arbitrarily high). It is important to convert all the constraints into equalities to make them flexible as shown above in order to avoid tampering with the core constraints. This is especially true for the "I" constraints because the Duoplex algorithm assigns highest priority to the "I" constraints and thus they are always satisfied. After converting the soft constraints into the format in equations (2), the entire system of core and soft constraints is solved. The U and v variables are minimized so as to satisfy the soft constraints as closely as possible. Now if an infeasibility occurs then the following steps are taken:
Identify the soft constraints for which the auxiliary variables are non-zero. Thus the soft constraints leading to an infeasible solution are identified. The U and v variables corresponding to these constraints are examined. Those U or v variables that have reached their maximum limit are increased by the value of the auxiliary variable. Thus the ranges of the soft constraints are relaxed. If none of the auxiliary variables Corresponding to the soft constraints are non-zero, but instead the auxiliary variables corresponding to the core constraints are non-zero, then also the infeasibility is due to the newly added soft constraints. This is because the infeasibility occured only after the addition of the soft constraints. In this case it is very difficult to identify the soft constraints that cause the infeasibility. It is observed that the U and v variables that have reached their maximum limit identify the soft constraints that are satisfied at the boundary of their limiting range. Thus, these constraints are the possible cause of the infeasibilty. Therefore, in order to relax the soft constraint ranges the upper limits on these U and v variables are raised by a small amount. It is seen that a very good delay allocation is possible using the Curve Fitting technique.
Another example is considered in equations (9a-d) to illustrate a possible problem that could be encountered. Consider the set of core constraints (9a) ,and soft constraints (9b), for the 8-bit register. The solution obtained at the end of the CURVE FITTING routine, i.e. at END OF STEP2, is indicated in column Soln 2 of figure 5. It is observed that EN-DEL delay is very low in comparison with the expected delay provided in the soft constraints, Thus in this example, the addition of the soft constraints fails in obtaining a desired solution. The reason for this is that the core constraints are very restrictive and the delay allocation expected by the addition of the soft constraints for the given core constraints is incorrect. There are two possibilities to be considered for this condition:
1.
2.
The core constraints provided by the manufacturer are erroneous. The core constraints are correct but the implementation of the functional blocks is not according to the standard blocks chosen and thus the timings specified in the timing specifications are correct whereas the soft constraints are misleading and incorrect.
A proper choice must be made from among the two possibilities considered above before proceeding with the modeling of the chip otherwise a correct formulation may be altered to an incorrect one. If such a situation is encountered one way of dealing with this is to specify, as core constraints, the minimum and maximum delay limits for the generics for which undesired values have been obtained. These limits can be the minimum or maximum delays possible in any implementation of the functional blocks comprising the chip for the considered technology. ( In the example considered here, a minimum delay of 3.5 ns is assigned to the generic EN-DEL ). If an inconsistency is detected when the core constraints are solved alone (END OF STEPl), the original core constraints can be assumed to be erroneous since the implementation of the various functional blocks is not possible within the technological constraints. Then the inconsistencies for this formulation will be removed by TIMESPEC and the soft constraints are applied towards obtaining a desired delay allocation.
The above mentioned procedure is illustrated in constraints (9a-c) and figure 5 for the 8-bit register example. After the addition of the new constraints (Sc), the CONFLICT REMOVAL routine modifies the new constraints to remove the inconsistencies. Then the soft constraints of equations (9b) 
Modeler's Assistant Interface
One of the advantages, of using the imbedded timing in behavioral VHDL models that has been cited, is the capability of obtaining the input-to-output delays for all the paths in the chip. This feature is directly provided by interfacing TIMESPEC with a graphical tool, the Modeler's Assistant [6]. The Modeler's Assistant provides an X-windows based graphical environment for creating VHDL models by representing the behavioral models as process model graphs. The processes and their interconnecting signals are specified using a graphical interface along with the various constants, variables and generics. The functionality of each process is provided in a textual window. The VHDL code is automatically generated by the Modeler's Assistant from this input information. By interfacing TIMESPEC with the Modeler's Assistant, not only is it possible to obtain end-to-end delays for all possible 1/0 paths but also the core constraint formulation in terms of the generic names becomes easier. 
Path Enumeration
In order to obtain the input-to-output delays along all paths in the chip, the PMG description of the chip is transformed into a digraph by accessing the linked list data structure for the PMG.
The process-ports represent the vertices and the generic names associated with a process-input-to-output port pair represent the edges in the digraph. A single vertex represents all the ports that are connected together by signals. Additional source and destination vertices are added to convert the digraph into a single source and single destination digraph. This conversion for the PMG shown in figure 6 is indicated in figure 7 . is used to represent this digraph. The successor vertices of a given vertex, represented by a row, are identified by the non-zero entries in that row. These non-zero entries correspond to the edges in the digraph and are used as pointers to the generic names so as to output the enumerated paths in terms of the generics. Every input-to-output path is obtained by applying an exhaustive path enumeration algorithm which is a slight modification of the algorithm of reference [14] .
For a digraph G, as shown in figure 7 , all the paths from the source vertex s to the destination vertex t are to be enumerated. A path from a primary input v1 to a primary output v, is represented as:
. V,,t)
In order to avoid traversing the same edge more than once in a single path, flags are associated with each edge (the non-zero entries in the successor matrix). Edges are not available if the corresponding path has already been considered in the enumeration or if the edge is already present in the current path. The term f,(v) denotes the first available successor vertex of v. If no vertex is available then f,(v) = NIL. v(i) denotes the ith vertex in a given path. The algorithm is now presented, referring to the above terms.
Step 1. Find a path P = ( s = v(O), v(1) ..... v(q) = t ) between s and t by tracing Pap() to the successor at each node, starting at the source. Thus the following operation is performed:
Step 2.
Step 3. Thus the core constraint formulation is reduced to identilying the paths corresponding to the timing specifications and providing the proper delay constraint. Thus the time spent in formulating the core constraints is substantially reduced. In the output phase, the delay values corresponding to all the generics are known, and hence the path enumeration provides the actual end-to-end delays for all the paths in the chip. Thus the TIMESPEC-Modeler's Assistant interface provides a number of useful features which enhance the capabilities of each other.
Results and Conclusions
The example considered for an Register illustrates the role of TIMESPEC in assisting a chip modeler towards obtaining a VHDL model free of timing inconsistencies in which the delay allocation is a very close approximation of the desired timing values. The delay information regarding all the I/O paths in the chip is also available, thereby allowing a model which is a better fit in a bigger system model.
The primary aim of the development of TIMESPEC was to allow the use of imbedded timing in VHDL models hence providing a very useful tool in the chip the design and verification process. The ability of TIMESPEC to allocate delays, to various functional primitives, that are very close to the desired values (soft constraints) substantially enhances the design process, especially in a partial top-down design. The TIMESPEC results define the timing restrictions for the design of the primitives for whom a design cell library is not available. Therefore a design path is defined for the chip designer which will reduce design iterations in order to obtain a chip conforming to all the timing restrictions. Also available, from the TIMESPEC output, are the delays associated with all the input-to-output paths in the chip. Due to the availability of this information early in the design process, the chip designer can identify undesired (delays too long or too short) path delays and then TIMESPEC can be utilized to redesign the various primitives. Due to the imbedded timing method of delay representation, the identification of the timing hazards is made possible through the use of simulation or by using timing analyzer/verification tools. The use of these CAD tools in determining the timing problems is possible because of the availability of timing constraints devoid of ambiguities, made available by TIMESPEC
U].
The inclusion of TIMESPEC as part of the Modeler's Assistant provides a step towards having a complete environment for VHDL modeling useful in the design and verification of digital hardware. The Modeler's Assistant graphical environment simplifies the formulation of the input required by TIMESPEC and allows the enumeration of all the paths in the chip along with their delay values. This information is of immense importance in the design and verification of VLSI chips and other digital systems.
